

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

Scalable Video Transcoding

Inventor(s):
Shipeng Li
Lujun Yuan
Qi Chen
Feng Wu

ATTORNEY'S DOCKET NO. MS1-1695US
CLIENT'S DOCKET NO. 305876.1

1

SCALABLE VIDEO TRANSCODING

2

3

TECHNICAL FIELD

4

5 The described subject matter relates to video data encoding. More
6 particularly, the subject matter relates to video transcoders for adjusting the bit rate
7 of encoded video data.

8

BACKGROUND

9

10 Efficient and reliable delivery of video data is becoming increasingly
11 important as the Internet continues to grow in popularity. Video is very appealing
12 because it offers a much richer user experience than static images and text. It is
13 more interesting, for example, to watch a video clip of a winning touchdown or a
14 Presidential speech than it is to read about the event in stark print. Unfortunately,
15 video data can require significantly more memory, processor usage, and bandwidth
16 than other data types commonly delivered over the Internet. As an example, one
17 second of uncompressed video data may consume one or more Megabytes of data.
18 Delivering such large amounts of data over error-prone networks, such as the
19 Internet and wireless networks, presents difficult challenges in terms of efficiency,
reliability, and network capacity.

20 After video is encoded in according to a video coding format, the encoded
21 video may be transmitted to a client that employs a decoder to decode and present
22 the video. A decoder can decode the sequence of frames by performing
23 operations that are substantially the inverse of the encoding operations. Prior
24 to video transmission, it may be desirable to reduce the bit rate of the encoded
25 video depending on various conditions, such as available network bandwidth,

1 channel capacity, CPU utilization, and client buffer state. By reducing the bit rate
2 in response to changes in such conditions, the encoder can facilitate higher
3 transmission performance and/or higher quality video presentation at the client.

4 One approach to reducing the bit rate at the encoder is to employ a cascaded
5 decoder-encoder. Fig. 2 illustrates the cascaded approach. As shown, a decoder
6 202 is placed prior to an encoder 204, whereby the decoder fully decodes video
7 input 206 prior to the encoder 204 re-encoding the video at the desired bit rate.
8 While the cascaded approach may achieve the desired bit rate adjustment without
9 reduction of video quality or drift error, the complexity of the system (e.g., a full
10 decoder) is a serious drawback.

11

12 **SUMMARY**

13 Implementations of systems, methods, data structures, and computer
14 program products described herein address the above, and other, problems and
15 drawbacks by providing a scalable video transcoder that encodes video data frames
16 at a desired bit rate. The transcoder maintains the underlying format of the input
17 video, but merely changes the bit rate of the output video. The video transcoder
18 can be scaled in complexity to achieve associated encoding goals including bit rate
19 adjustment by selectively accumulating drift error, selectively compensating with
20 drift error, skipping selected frames, and/or entering/exiting open-loop mode.

21 An implementation of a method for transcoding input video data includes
22 accumulating transcoding error associated with transcoding the input video into
23 output video data encoded at a target bit rate, motion-compensating the
24 accumulated transcoding error, error-compensating the input video data with
25 motion-compensated accumulated transcoding error, and selectively disabling one

1 or more of the accumulating and error-compensating operations based on one or
2 more conditions related to transcoding the input video data.

3 An exemplary system for transcoding input video data includes an
4 accumulating module accumulating transcoding error associated with transcoding
5 the input video into the output video data, a motion compensation module
6 compensating the accumulated transcoding error with motion estimation data, an
7 error-compensating module compensating the input video data with motion-
8 compensated accumulated transcoding error, a re-quantization module controlling
9 a re-quantization level to achieve the target bit rate, and a compensation switching
10 module operable to disable the error-compensating module in response to the
11 motion-compensated accumulated transcoding error being less than a threshold
12 value.

13 Another implementation of a system for transcoding video data includes
14 input video data encoded at an initial bit rate and means for transcoding the input
15 video data to generate corresponding output video data encoded at a target bit rate,
16 wherein the means for transcoding includes a re-quantization module having a
17 look-up table including a plurality of dynamically selectable quantization
18 parameters corresponding to associated bit rates.

19 An implementation of a computer-readable medium includes computer-
20 executable instructions for performing a method including accumulating
21 transcoding error associated with transcoding input video having an associated
22 initial bit rate into output video data having an associated target bit rate, motion-
23 compensating accumulated transcoding error, error-compensating the input video
24 data with motion-compensated accumulated transcoding error, and selectively
25 disabling one or more of the accumulating and the error-compensating operations

1 in response to detecting one or more conditions related to transcoding the input
2 video data.

3

4 **BRIEF DESCRIPTION OF THE DRAWINGS**

5 Fig. 1 is a block diagram of a video distribution system in which a content
6 producer/provider transcodes video data and transfers the transcoded video data
7 over a network to a client.

8 Fig. 2 is a block diagram of a cascaded decoder/encoder arrangement that
9 can transcode input video data at a selected bit rate.

10 Fig. 3 is a block diagram of an exemplary video transcoder that can be used
11 for encoding input video data at a target bit rate.

12 Fig. 4 is a block diagram of another exemplary video transcoder that can be
13 used for encoding I-frames of input video data at a target bit rate.

14 Fig. 5 is a block diagram of another exemplary video transcoder that can be
15 used for encoding B-frames of input video data at a target bit rate.

16 Fig. 6 is a block diagram of an exemplary re-quantization module that
17 employs a look-up table for rapid re-quantization of input video data.

18 Fig. 7 illustrates an intra-quantization matrix and an inter-quantization
19 matrix that can serve as exemplary implementations of the look-up table of Fig. 6.

20 Fig. 8 is a block diagram of a target bit rate controller that may be used to
21 dynamically control quantization levels to achieve a target bit rate of transcoded
22 video data.

1 Fig. 9 illustrates an operation flow including exemplary operations for
2 transcoding input video data at an original bit rate to output video data at a target
3 bit rate.

4 Fig. 10 illustrates an operation flow including exemplary operations for
5 scaling complexity of a transcoder in response to system conditions and/or type of
6 video frame.

7

8 **DETAILED DESCRIPTION**

9 This disclosure describes a video transcoder and associated operations that
10 may be used in motion-compensation-based video coding systems to adjust the
11 encoding of video data based on one or more system conditions or to achieve
12 selected encoding objectives. The transcoder is described in the context of
13 delivering video data over a network, such as the Internet or a wireless network.
14 However, the transcoder and associated operations have general applicability to a
15 wide variety of environments.

16 Various data transmission conditions, such as bandwidth fluctuation, CPU
17 utilization, and client buffer state, can cause major problems encountered in
18 transmitting video data over the Internet or wireless channels. Adjusting the bit
19 rate of transmitted data to adapt to such conditions without imposing substantial
20 complexity on the encoder can also pose a challenge. The video transcoding
21 scheme described below can facilitate adjustment of video bit rate in response to
22 changes in these conditions with a scalable transcoder, while providing high
23 coding efficiency and performance.

24

25 **Exemplary System Architecture**

1 Fig. 1 shows a video distribution system 100 in which a content
2 producer/provider 102 produces and/or distributes video over a network 104 to a
3 client 106. The network 104 may represent of many different types of networks,
4 including the Internet, a LAN (local area network), a WAN (wide area network), a
5 SAN (storage area network), and wireless networks (e.g., satellite, cellular, RF,
6 etc.).

7 The content producer/provider 102 may be implemented in many ways,
8 including as one or more server computers configured to store, process, and/or
9 distribute video data. The content producer/provider 102 has a video storage 108
10 to store digital video files 110 and a distribution server 112 to encode and/or
11 transcode the video data and distribute it over the network 104. The video data
12 files 110 are stored in an encoded format, such as the Motion Picture Experts
13 Group-2 (MPEG-2) format.

14 To assist in illustrating various concepts discussed herein, the MPEG-2
15 format is briefly described. MPEG-2 video is composed of groups of pictures
16 (GOPs). Each GOP includes a sequence of three types of video frames: intra
17 coded frames (I-frames), predicted frames (P-frames), and bidirectional frames (B-
18 frames). I-frames use discrete cosine transform (DCT) encoding to compress a
19 single frame without reference to any other frame in the sequence. P-frames are
20 encoded as differences from the last I or P-frame and use motion prediction to
21 predict values of each new pixel. B-frames are encoded as differences from the
22 last and/or next I or P frame, and also employ motion prediction.

23 An MPEG-2 frame is composed of macroblocks. A macroblock is a
24 fundamental unit of motion compensation. Each macroblock consists of a 16 x
25 16 array of pixels and has associated motion vector(s). A motion vector

1 represents the horizontal and vertical displacement from the macroblock being
2 encoded to the matching macroblock-sized area in the reference picture. MPEG-2
3 is therefore referred to as a motion-compensation-based video coding scheme.
4 Other motion-compensation-based video coding formats include MPEG-1, MPEG-
5 4, H.261, H.263 and H.264.

6 With regard to providing MPEG-2 video data, the distribution server 112
7 employs a central processing unit (CPU) 114, an operating system 116 (e.g.,
8 Windows NT, Unix, etc.), random access memory (RAM) 118, and a video
9 transcoder 120. The distribution server 112 responds to requests for video data
10 110, or portions thereof, by transcoding and transmitting the requested video data
11 110 over the network. Typically, the video data 110 is transcoded and transmitted
12 on a frame-by-frame basis.

13 The video transcoder 120 encodes the video data 110 according to the video
14 data 110 format at a selected, or target, bit rate prior to transmitting video data over
15 the network 104. The target bit rate may differ from the bit rate of the original
16 video data 110. The target bit rate may be set in response to one or more video
17 transmission conditions, such as, but not limited to, network 104 bandwidth,
18 channel capacity on the network 104, and CPU 114 utilization.

19 Thus, the transcoder 120 performs a selected video format-to-selected video
20 format transcoding of the video data 110 wherein the bit rate may be changed
21 during transcoding. In an implementation using MPEG-2 format video data 110,
22 the transcoder 120 receives MPEG-2 video data 110 at an original bit rate and
23 generates MPEG-2 video data at a target bit rate. Other video formats, such as,
24 but not limited to, MPEG-4, H.261, H.263, H.264, and ‘WMV’ (WINDOWS
25

1 Media Format) may be applied to the transcoder 120 and transmitted at an adjusted
2 bit rate.

3 In addition to encoding video data at a target bit rate, the transcoder 120
4 may drop (i.e., not transmit) certain selected portions of the video data 110. For
5 example, the video transcoder 120 may not transmit B-frames if the CPU 114
6 utilization is too high. By dropping a portion of the video data 110, the quality of
7 the video at the client 106 may be reduced slightly, but this may be more desirable
8 than the consequences of failing entirely to encode the video data 110 rapidly
9 enough.

10 To facilitate adaptation to transmission conditions, the transcoder 120 may
11 be scalable in complexity. For example, various portions of the encoding process
12 of the transcoder 120 may be dynamically included in and/or excluded from the
13 transcoder 120 to achieve desired encoding goals.

14 The video transcoder 120 may be implemented in software, firmware,
15 and/or hardware. The transcoder 120 is shown as a separate standalone module
16 for discussion purposes, but may be constructed as part of the CPU 114 or
17 incorporated into operating system 116 or other applications (not shown).
18 Various exemplary implementations of the transcoder 120 and associated
19 processes and operations are illustrated and described in further detail below with
20 regard to Figs. 3-10.

21 The client 106 is equipped with a CPU 128, a memory 130, and one or more
22 media output devices 132. The memory 130 stores an operating system 134 (e.g.,
23 a WINDOWS-brand operating system) that executes on the CPU 128. The
24 operating system 134 implements a client-side video decoder 136 to decode the
25 layered video streams into the original video. In the event data is lost, the

1 decoder 136 is capable of reconstructing the missing portions of the video from
2 frames that are successfully transferred. Following decoding of each video
3 frame, the client 106 plays the video frame via the media output devices 132.
4 The client 106 may be embodied in many different ways, including a computer, a
5 handheld entertainment device, a set-top box, a television, and so forth.

6

7 **Exemplary systems for encoding video data at a target bit rate**

8 Fig. 2 is a block diagram of a cascaded decoder/encoder arrangement 200
9 that can transcode MPEG-2 input video data at a selected bit rate. The cascaded
10 decoder/encoder 200 includes a video decoder 202 and a video encoder 204. The
11 decoder 202 receives MPEG-2 input video data 206 encoded according to the
12 MPEG-2 video format at an initial bit rate, and fully decodes the input video data
13 206.

14 Decoding the input video data 206 involves first applying a variable length
15 decoder (VLD) 208. The VLD 208 extracts certain information from the input
16 MPEG-2 video including motion vectors 210 (shown in dotted lines) and headers
17 212 (shown in dotted lines). The VLD 208 outputs decoded video coefficients to
18 a dequantization module (or inverse quantizer) 214.

19 The dequantization module 214 dequantizes the decoded coefficients by
20 applying a dequantization function, Q_l^{-1} , which uses a quantization parameter, q_l ,
21 that corresponds to the initial bit rate of the input video data 206. The
22 dequantization module 214 multiplies video data coefficients by corresponding
23 values in a quantization matrix and a quantization scale factor. The dequantized
24 video data is then input into an inverse discrete cosine transform (IDCT) module
25 216, which decompresses the video data according to an IDCT algorithm. Any

1 methods of variable length decoding, video dequantizing and decompressing as
2 may be known in the art can be applied by the VLC 208, the dequantization
3 module 214 and IDCT module 216, respectively.

4 The output of the IDCT module 216 is combined with motion compensated
5 video from a previously decoded macroblock or frame. The combination of the
6 IDCT module 216 and the motion compensated video are the decoded video data
7 218 that are output from the decoder 202. The decoded video data 218 are fed
8 back into a frame buffer 220, which stores the decoded video data 218. The
9 frame buffer 220 outputs the decoded video data 218 to a motion compensation
10 module 222. The motion compensation module 222 uses the motion vectors 210
11 and the decoded video data 218 to generate motion compensated macroblocks for
12 the following frame.

13 The decoded video data 218 is input into the encoder 204. The encoder
14 204 fully re-encodes the decoded video data 218 by recompressing, re-quantizing,
15 and variable length coding the decoded video data 218. As shown, the encoder
16 204 includes a difference module 224 that outputs the difference between the
17 decoded video data 218 and motion compensated transcoded video data 226.

18 The output of the difference module 224 is input into a discrete cosine
19 transform (DCT) module 228, which compresses the data using a DCT algorithm.
20 The DCT module 228 outputs DCT coefficients to a quantization module 230 that
21 quantizes the DCT coefficients with a quantization function, Q_2 , which applies a
22 target quantization parameter, q_2 , that corresponds to the target bit rate.
23 Quantization refers to assigning a number of bits to represent a unit of video data,
24 such as a pixel, DCT coefficient, or video frame. More quantization levels
25 available for assigning video values typically corresponds to higher bit rates. The

1 quantization module 230 outputs quantized DCT coefficients at the desired
2 quantization levels to a variable length coder (VLC) 232. The VLC 232 performs
3 a variable length coding algorithm on the re-quantized data to generate transcoded
4 output video 234 at a desired bit rate.

5 The quantized DCT coefficients from the quantization module 230 are also
6 dequantized by dequantization module 236. The dequantization module 236
7 applies an inverse quantization function, Q_2^{-1} , using the target quantization
8 parameter, q_2 , to generate dequantized DCT coefficients. The dequantized DCT
9 coefficients are input to an IDCT module 238 that performs an inverse DCT on the
10 dequantized DCT coefficients. The output of the IDCT 238 is combined with the
11 motion compensated transcoded video data 226 and then stored in a frame buffer
12 240. The output of the frame buffer 240 is input to a motion compensator module
13 242, which uses the motion vectors 210 to generate the motion compensated
14 transcoded video data 226.

15 Although the cascaded decoder/encoder approach described in Fig. 2 yields
16 acceptable transcoding results with little or no drift error, the cascaded
17 arrangement 200 is highly complex. In addition, the cascaded arrangement 200 is
18 highly CPU intensive, requiring continuous feedback, dequantizing,
19 decompressing, and motion estimation. If the CPU is relatively low-speed, or
20 low-power, the CPU may not be able to maintain the required rate of transcoding.

21 Figs. 3-5 illustrate exemplary alternatives to the highly complex cascaded
22 arrangement 200. The exemplary alternatives shown in Figs. 3-5 can facilitate
23 fast, high-quality, adaptable transcoding with limited or no drift error, while
24 adjusting to system conditions, such as CPU utilization.

1 Fig. 3 is a block diagram of an exemplary video transcoder 300 that can be
2 used for transcoding input video data 302 into output video data 304 at a target bit
3 rate. As discussed, the transcoder 300 is typically implemented on server computer,
4 or other type of suitable computing device. The input video data 302 is assumed to
5 be encoded at an initial bit rate which is easily determined by the transcoder 300 or
6 an application running on the server.

7 The output video data 304 is also referred to as transcoded video data 304.
8 The transcoded video data 304 does not differ from the input video data 302 in
9 terms of video encoding format. Thus, for example, if the input video data 302 is
10 MPEG-2 video, the transcoded video data 304 will be represented in the MPEG-2
11 format. The transcoded video data 304 may differ from the input video data 302 in
12 terms of bit rate. The transcoded video data 304 may also differ from the input
13 video data 302 in terms of frame composition. As discussed in further detail
14 below, the transcoder 300 may selectively skip, or drop, certain frames.

15 A visual comparison of Fig. 2 and Fig. 3 shows that Fig. 3 includes modules
16 that are analogous to some of the modules in Fig. 2, but that Fig. 3 is substantially
17 scaled down from the cascaded transcoder of Fig. 2. For example, although the
18 transcoder 300 includes a variable coder and decoder as in the cascaded
19 arrangement, the transcoder 300 does not include an IDCT module analogous to
20 the IDCT module 216 or a DCT module analogous to the DCT module 228.

21 One reason the transcoder 300 of Fig. 3 can be so greatly simplified from
22 that of Fig. 2 is that the transcoder of Fig. 3 only transcodes the bit rate and/or
23 selectively skips video frames from those of the input video data 304, rather than
24 changing the actual format or spatial resolution of the input video data 304, which
25 are characteristic of some traditional transcoders. The reduction in complexity

1 offered by the transcoder 300 can be beneficial in some situations. In addition,
2 the transcoder 300 includes switching modules (described below) that provide for
3 complexity scalability.

4 With specific regard to the transcoder 300, a variable length decoder (VLD)
5 306 receives the input video data 302 and applies variable length decoding to the
6 input data. The variable length decoder 306 extracts header information 308
7 (shown with dotted lines) and motion vector information 310 (shown with dotted
8 lines) from the input video data 302. The header information 308 and the motion
9 vector information 310 are fed forward in the transcoder 300 for use by other
10 processes/devices in the transcoder 300.

11 The output of the VLD 306 is input to a dequantization module 312, which
12 dequantizes the video data according to a dequantization function, Q_1^{-1} . The
13 dequantization function, Q_1^{-1} , applies quantization parameter q_1 , which
14 corresponds to an initial bit rate of the input video data 302. As discussed, the
15 initial bit rate of the input video data 302 is readily available by the transcoder 300.
16 The output of the dequantization module 312 includes dequantized compression
17 coefficients 314 (e.g., DCT coefficients) representative of the input video data 302.

18 As is discussed in further detail below, the dequantized compression
19 coefficients 314 are fed forward and used to determine transcoding error
20 information later in the transcoding process. The dequantized compression
21 coefficients 314 are also summed with transcoding error compensation data 316 at
22 an error compensation module 318. The error compensation module 318 outputs
23 dequantized compression coefficients that have been adjusted or compensated with
24 the transcoding error compensation data 316. The transcoding error
25 compensation data 316 is also referred to herein as drift error, accumulated drift

1 error, accumulated transcoding error, or accumulated error. The manner of
2 generating the transcoding error compensation 316 is discussed further below.

3 The output of the error compensation module 318 is input into a
4 quantization module 320, which quantizes the error compensated video data
5 according to a quantization function, Q_2 . The quantization function, Q_2 ,
6 quantizes the error compensated video data based on a target quantization
7 parameter, q_2 , which corresponds to a target bit rate. A rate control input 322 to
8 the quantization module 320 controls the quantization parameter, q_2 , to achieve
9 the target bit rate. The rate control input 322 is discussed in further detail with
10 regard to Fig. 8. The output of the quantization module 320 is re-quantized video
11 data 324 at the target bit rate.

12 The re-quantized video data 324 is also referred to as ‘transrated’ video data
13 324. The term ‘transrated’ means that the video data that is output by the
14 quantization module 320 may have a different bit rate than the initial bit rate of the
15 input video data 302. Typically the bit rate of the transrated video data 324 is
16 lower than the initial bit rate in order to adapt to certain system conditions, such as
17 lower network bandwidth or channel capacity.

18 The transrated video data 324 is input to a variable length coder (VLC) 326,
19 which variable length encodes the transrated video data 324. The output of the
20 VLC 326 is the transcoded video data 304. The transrated video data 324 is input
21 to another dequantization module 328, which dequantizes the transrated video data
22 324 using a dequantization function, Q_2^{-1} . The dequantization function, Q_2^{-1} ,
23 applies the inverse of the quantization module 320. Thus, the dequantization
24 function, Q_2^{-1} , dequantizes the transrated video data 324 using the target
25 quantization (i.e., dequantization) parameter, q_2 .

1 The output of the dequantization module 328 is dequantized transrated
2 video data 330. The dequantized transrated video data 330 is input into an error
3 determination module 332. The error determination module 332 subtracts the
4 dequantized transrated video data 330 from the initial dequantized compression
5 coefficients 314. The output of the error determination module 332 represents
6 transcoder error or drift error.

7 An inverse discrete cosine transform (IDCT) module 334 performs an IDCT
8 function on the transcoder error data from the error determination module 332.
9 The IDCT module 334 converts the transcoder error data from the frequency
10 domain to the pixel domain. Thus, the output of the IDCT module 334 represents
11 transcoder error data in the pixel domain. The pixel domain transcoder error data
12 is summed with motion compensated error data by an accumulator 336.

13 The output of the accumulator 336 is stored in an error buffer 338. The
14 error buffer 338 includes accumulated transcoder error or accumulated drift error.
15 A motion compensator 340 applies the motion vectors 310 to the accumulated
16 transcoder error from the error buffer 338. The motion compensated data from
17 the motion compensator 340 is fed back into the accumulator 336. The motion
18 compensated data is also input into a discrete cosine transform (DCT) module 342.

19 The DCT module 342 applies a DCT function to the motion compensated
20 error data. The DCT module 342 converts the pixel domain error data back into
21 the frequency domain. The output of the DCT module is the transcoding error
22 compensation data 316 referred to above. As discussed above, the transcoding
23 error compensation data 316 is added to the initial dequantized compression
24 coefficients 314 by the summer 318. The summer 318 performs an important
25 task of adjusting the input dequantized video data by the accumulated drift error in

1 order to reduce or eliminate error due to drift that may arise during the transcoding
2 process.

3 The dequantization module 312, the quantization module 320, the
4 dequantization module 328, and the error determination module 332, may
5 collectively be referred to as a re-quantization module. An exemplary re-
6 quantization module is illustrated in Fig. 6 and discussed in further detail below.
7 Because the processes of dequantizing and quantizing can be computationally
8 demanding, the exemplary re-quantization module in Fig. 6 includes a useful look-
9 up table (LUT) that can save processor time.

10 As discussed above, the transcoder 300 includes one or more switching
11 modules or components that provide for complexity scalability of the transcoder
12 300. The switching modules provide for system condition adaptability and video
13 frame-type adaptability. Exemplary switching components are described in detail
14 below.

15 One implementation of the transcoder 300 includes skip B-frame switch(es)
16 344, an accumulate error switch 346, and a compensate switch 348. The switches
17 344, 346 and 348 provide for selective addition and/or removal of certain portions
18 or loops in the transcoder 300. During operation, when system conditions
19 change, it may be beneficial to disable and/or enable one or more of the portions of
20 the transcoder to achieve desired system objectives using the switches, thereby
21 disabling and/or enabling one or more of the error-compensating and error
22 accumulating operations in the transcoding process.

23 With more specific regard to the compensate switch 348, the compensate
24 switch 348 controls whether the dequantized input video data 314 will be
25 compensated with the accumulated transcoding (or drift) error 316. The notation

1 ‘TH’ represents a threshold value (e.g., $Q_2/2$). If the accumulated drift error 316 is
2 more than the threshold, the compensate switch 348 is closed and the accumulated
3 drift error 316 is combined with the dequantized input video data 314 at the
4 summer module 318; otherwise, error-compensation will not occur and the input
5 video data 302 will simply go through a re-quantization process.

6 A particular implementation of the compensate switch involves a triple-
7 threshold algorithm to control whether or not to update an 8x8 block in a frame
8 with the accumulated errors. In this implementation, the threshold of each 8x8
9 block is dynamically selected along with the counter of a block that is not updated.

10 In the triple-threshold algorithm, an error metric, s , can be calculated that
11 represents the accumulated error of pixels in a video block. In a particular
12 implementation of the triple-threshold algorithm, the error metric is a sum of
13 absolute error of the accumulated error of each 8x8 block as shown in equation
14 (1):

$$15 \quad s = \sum_{i=0}^7 \sum_{j=0}^7 |e(i, j)| \quad (1)$$

16 where $e(i, j)$ represents the accumulated error of each pixel in a block. In
17 other implementations, the error metric can include other functions of the error,
18 such as, but not limited to, the mean square error.

20 To further illustrate the triple-threshold approach, assume there are three
21 thresholds: $TH1$, $TH2$, and $TH3$, where $TH1 > TH2 > TH3$. The larger the
22 threshold, the less likelihood an 8x8 block will be compensated with the
23 accumulated error.

1 In order to achieve a better trade-off between transcoding complexity and
2 picture quality, the selection of the threshold is described with pseudo-code shown
3 below, where every block has a unique counter variable *block_counter*. The larger
4 *block_counter*, the less the selected threshold, then the more likelihood that blocks
5 are compensated with the accumulated error. The parameter *block_counter* is set
6 to zero when the block is an intra block (i.e., an 8x8 block coded without any
7 prediction from other frames).

```
9  
10    switch (block_counter)  
11    {  
12        case 0:      TH = TH1; break;  
13        case 1:      TH = TH2; break;  
14        default:    TH = TH3; break;  
15    }  
16  
17    for (i = 0;i <= 7;i++){  
18        for (j = 0;j <= 7;i++) {  
19            s += abs(e(i,j));  
20        }  
21    }  
22  
23    if (Intra block)  
24        block_counter = 0;  
25    else if (Inter block in P picture)  
26    {  
27        if (s > TH)  
28        {  
29            //drifting error compensation;  
30            if (block_counter > 0)  
31                block_counter = block_counter - 1;  
32        }  
33        else  
34        {  
35            //no drifting error compensation;  
36            block_counter = block_counter + 1;  
37        }  
38    }  
39
```

1 When *block_counter* is 0, i.e., drifting error propagated from previous
2 frames is zero or very small, the high threshold *TH1* is selected. When
3 *block_counter* is 1, the intermediate threshold *TH2* is selected; otherwise the lower
4 threshold *TH3* is selected. If an inter block (i.e., an 8x8 block that is coded with
5 prediction from another frame) in a P-frame is compensated with the accumulated
6 errors and its *block_counter* is more than 0, *block_counter* decreases 1. If an inter
7 block in a P-frame is not compensated with the accumulated errors, *block_counter*
8 increases 1.

9 It will be appreciated that if the compensate switch 348 is opened, the
10 transcoder 300 and the transcoding process is greatly simplified over the cascaded
11 transcoder 200 shown in Fig. 2. For example, when the compensate switch 348 is
12 open, the DCT module 342 and summer module 318 can be removed. By
13 opening the compensate switch 348, the quality of video may be reduced because
14 drift error is not being added back into the video data; however, if the CPU does
15 not have enough cycles to perform the transcoding with drift error compensation,
16 opening the compensate switch 348 may ensure that the video data continues to be
17 transcoded, albeit at a slightly lower quality.

18 With regard to the skip B-frame switch(es) 344, the skip B-frame switch(es)
19 344 applies only to B-frames. In one implementation, if the TH value is set to a
20 very high value and the server still is unable to handle real-time transcoding, the
21 skip B-frame switch 344 will be opened. When the skip B-frame switch(es) are
22 open, any B-frames in the input video data 302 will not be transcoded or
23 transmitted. In one implementation, instead of transmitting a transcoded B-
24 frame, the transcoder 300 will add some header information that notifies the
25

1 decoder that the B-frame has been skipped. The VLD 306 can determine whether
2 a frame is a B-frame and insert the information into the headers 308.

3 If the accumulate error switch 346 is opened, the transcoder 300 is an open-
4 loop system. Thus, the accumulate error switch 346 can be opened to prevent
5 accumulation and compensation of drift error, and thereby reduce required
6 processing time during the transcoding process. In some extreme cases where the
7 server still doesn't have enough cycles (even with switches 344 and 348 opened)
8 for the transcoding process, the accumulate error switch 346 can be opened. When
9 the accumulate error switch 346 is opened the drifting error for the current group
10 of pictures (GOP) will not be accumulated. The transcoding process runs in open-
11 loop mode where the entire motion compensation loop is eliminated. In the open-
12 loop mode, the skip B-frame switch 344 can still be turned on to save extra
13 computational cycles.

14 In one implementation, the skip B-frame switch(es) 344, the accumulate
15 error switch 346, and the compensate switch 348 are all closed when P-frames
16 from the input video data 302 are being transcoded. In this implementation, the
17 accumulated drift error 316 will continue to be accumulated and used to
18 compensate for drift due to transcoding.

19 It is to be understood that the term 'switch' as used herein is intended in the
20 broadest meaning of the term. The term 'switch' is not to be limited to well-
21 known mechanical or electromechanical switches. On the contrary, because the
22 transcoder 300 can be readily implemented in any combination of hardware,
23 software, or firmware, the term 'switch' includes any type of hardware switch,
24 software switch, or firmware switch that causes an output state corresponding to an
25 associated input condition.

1 By way of example, and not limitation, the switches described herein may
2 be implemented with a software instruction, such as an ‘if-then’ statement, or a
3 ‘switch’ statement, in the well-known ‘C’ programming language. As another
4 example, any of the switches described herein may be implemented with a solid
5 state device, such as a transistor, which allows for selection among multiple states
6 in response to an input state. As yet another example, switches may be
7 implemented with programmable memory devices, such as Programmable Read
8 Only Memory (PROM). Those skilled in the art will recognize numerous other
9 implementations of switches described herein that fall within the scope of the
10 claims recited below.

11 Fig. 4 is a block diagram of another exemplary video transcoder 400 that
12 can be used for encoding I-frames of input video data 302 encoded at an initial bit
13 rate into I-frames of transcoded video data 304 encoded at a target bit rate. Not
14 all modules included in the transcoder 300 (Fig. 3) are necessary for I and B
15 frames. Fig. 4 depicts a transcoder 400 for transrating the input video data 302
16 for I-frames. Below, Fig. 5 illustrates a variation of the transcoder 300 (Fig. 3)
17 that can be used for transrating B-frames.

18 The transcoder 400 can be easily obtained using the transcoder 300 (Fig. 3)
19 by opening the compensate switch 348 of transcoder 300. Since both I-frames
20 and P-frames are used by the decoder at the client as references for other frames, it
21 is necessary to update the error buffer 338 in Fig. 4 with the accumulated drift
22 errors. However, because I-frames are coded without any prediction from other
23 frames, no drift error compensation is needed for the I-frames. Thus, as shown in
24 Fig. 4, the accumulate error switch 346 is closed, thereby causing the transcoder
25 400 to accumulate drift error in the error buffer 338; however, the compensate

1 switch 348 (Fig. 3) is opened, thereby avoiding the additional complexity
2 associated with compensating for drift error.

3 The reader will appreciate that the transcoder 400 is a scaled version of the
4 transcoder 300 by virtue of the compensate switch 348. The complexity of the
5 transcoder 300 can be dynamically scaled in response to detected system
6 conditions to achieve numerous desired coding objectives. Fig. 5 illustrates how
7 a user may even further scale down the complexity of the transcoder 300, and yet
8 still provide for adjustment of bit rate in response to system conditions.

9 Without an error accumulation and compensation feedback loop (i.e., in
10 open-loop mode), adjusting the bit rate of the encoded data can result in reduction
11 of video quality due to drifting error. For example, a simple open-loop approach
12 is to re-quantize DCT coefficients in the original video bit stream to achieve a
13 desired lower bit rate without consideration of the P-frames; however, any changes
14 in the P-frame not only would result in errors in the associated decoded frame but
15 also would cause errors in subsequent frames, and may even accumulate into larger
16 and larger errors in later frames. Such an accumulation of errors is often referred
17 to as a “drift error” problem, which has been discussed herein.

18 In some cases, a limited amount of drift error may be acceptable. For
19 example, when the server CPU is at or near maximum utilization and can not keep
20 up with the necessary speed of transcoding, error accumulation and/or
21 compensation may impose too great of a burden on the CPU and result in a large
22 drop in quality. Allowing for a limited, or acceptable, amount of drift error may
23 be beneficial when transcoding B-frames because B-frames are not used as a
24 reference image during reconstruction. Thus, any drifting error associated with a

1 B-frame is not propagated to other frames. Fig. 5 illustrates such an open-loop
2 re-quantization model.

3 Fig. 5 is a block diagram of another exemplary video transcoder 500 that
4 can be used for encoding B-frames of input video data 302 encoded at an initial bit
5 rate and generate transcoded video data 304 encoded at a target bit rate. The
6 open-loop transcoder 500 is a greatly scaled down version of the transcoder 300
7 (Fig. 3). As is known, B-frames don't contribute to drift errors because B-frames
8 are not relied on upon as reference frames by the decoder for prediction. Thus,
9 the transcoder 500 has been scaled down by opening the compensate switch 348
10 and the accumulate switch 346 of the transcoder 300.

11

12 **Exemplary systems for re-quantizing video data**

13 Fig. 6 is a block diagram of a re-quantization module 600 that employs a
14 look-up table for rapid re-quantization of input video data. In Fig. 6, input level
15 602 (represented by X_1) represents the decoded quantization level that is extracted
16 from the initial video bit stream by variable length decoding (VLD); a DCT
17 coefficient 604 (represented by X_2) is obtained by a de-quantization process 606
18 with the initial quantization parameter q_1 ; the output quantization (i.e., re-
19 quantization) level 608 (represented by X_3) is calculated by a second quantization
20 process 610 with a target quantization parameter q_2 . The above computations are
21 formulated in equations (2) and (3) below:

22

$$23 X_2 = Q^{-1}(X_1, q_m, q_1) \quad (2)$$

24

$$25 X_3 = Q(X_2, q_m, q_2) \quad (3)$$

1
2 $Q()$ is the quantization function, $Q^{-1}()$ is the de-quantization function, and
3 q_m is the corresponding element in the MPEG-2 quantization matrix. An exemplary
4 default intra block quantization matrix 700 and inter block quantization matrix 702
5 are illustrated in Fig. 7.

6 Incorporating equation (2) with equation (3), X_3 can be calculated with the
7 following equation:

8
9
$$X_3 = Q(X_2, q_m, q_2) = Q(Q^{-1}(X_1, q_m, q_1), q_m, q_2) = F_1(X_1, q_m, q_1, q_2) \quad (4)$$

10
11 $F_1()$ is the de-quantization and quantization process.

12 For accumulating the re-quantization error, a second de-quantization DCT
13 coefficient 612 (represented as X_4) is determined by a second dequantization
14 module 614 according to equation (5):

15
16
$$X_4 = Q^{-1}(X_3, q_m, q_2) \quad (5)$$

17 Incorporating equations (4) and (5) results in:

18
19
$$X_4 = Q^{-1}(F_1(X_1, q_m, q_1, q_2), q_m, q_2) = F_2(X_1, q_m, q_1, q_2) \quad (6)$$

20 $F_2()$ represents the first de-quantization process 606, the quantization
21 process 610 and second de-quantization process 614. A re-quantization error 616
22 (represented as X_5) is calculated as follows:

23
24
$$X_5 = X_2 - X_4 = Q^{-1}(X_1, q_m, q_1) - F_2(X_1, q_m, q_1, q_2) = F_3(X_1, q_m, q_1, q_2) \quad (7)$$

1 Traditional approaches involve calculating the output quantization level X_3
2 and the re-quantization error X_5 during the transcoding or transrating process. It
3 will be appreciated that calculating the values X_3 and X_5 can be time-consuming
4 and resource-intensive tasks for a processor. In an alternative implementation,
5 the functions $F_1(\cdot)$ and $F_3(\cdot)$ can be simply implemented using a look-up table
6 (LUT) 618 to determine X_3 and X_5 . The LUT 618 takes input parameters X_1 , q_m ,
7 q_1 , q_2 and outputs scaled versions of X_3 and X_5 . These scaled versions of X_3 and X_5
8 are referred to here as X'_3 and X'_5 , respectively.

9 A particular implementation of the LUT 618 includes an intra re-
10 quantization table 620 to re-quantize intra blocks and an inter re-quantization table
11 622 to re-quantize inter blocks. Thus, the intra re-quantization table 620 outputs
12 values X_3 and X_5 that correspond to X_1 levels in intra blocks; and the inter re-
13 quantization table 622 outputs values X_3 and X_5 that correspond to X_1 levels in inter
14 blocks.

15 With regard to Fig. 7, for intra blocks, q_m can be selected from a matrix,
16 such as the exemplary default intra block quantization matrix 700. In the
17 illustration, the default intra block quantization matrix 700 includes a set of values
18 $\{16, 19, 22, 24, 26, 27, 29, 32, 34, 35, 37, 38, 40, 46, 48, 56, 58, 69, 83\}$. Thus,
19 q_m can take on one of 19 possible values. Assume that the quantization parameters
20 q_1 and q_2 each vary from 1 to 31. However, because of bit-rate reduction
21 transcoding, it is reasonable to assume $q_2 \geq q_1$, so there are 31×16 possible
22 combinations of q_1 and q_2 .

23 In a particular implementation of the re-quantization module 600, the input
24 decoded level X_1 is in the range $[1, 2047]$. Considering all possible combinations
25 of X_1 , q_m , q_1 and q_2 , the intra re-quantization table 620 consists of $31 \times 16 \times 19 \times 2047$

elements. Each element has 4 bytes with 2 byte for X_3 and 2 bytes for X_5 . Therefore, the intra re-quantization table 620 would require about 77M bytes. For inter blocks, the exemplary default inter quantization matrix 702 includes only value of 16, from which q_m is selected. So the inter re-quantization table 622 requires about 4M bytes.

The sizes of the intra re-quantization table 620 and inter re-quantization table 622 can be reduced significantly. While it is possible that X_1 602 can range from [1, 2047], X_1 602 is frequently located in a certain range, e.g., [1, 40]. When X_1 602 is more than a predetermined switching value, the re-quantization process is not implemented by look-up table 618 so as to reduce the table sizes. The predetermined switching value may be chosen depending on the particular implementation. In one implementation, the predetermined switching value is set to 40.

In MPEG-2, the quantization matrix can be defined by a user and may differ from the default matrices 700 and 702 shown in Fig. 7. In the worst case, q_m may have 64 different values. The table size will be far more than the previous estimation. Considering the general case, when the two matrices are constructed, q_m in equations (4) and (7) is always set to 16. In a particular implementation, the re-quantization value X_3 and the error value X_5 can be calculated with the parameter, q_m , with a multiply and a right shift (i.e., a divide operation) as follows:

$$X_3 = \frac{X'_3 \times q_m}{16} \quad (8)$$

$$X_5 = \frac{X'_5 \times q_m}{16} \quad (9)$$

*X*₃' represents the results of $F_1()$ with fixed $q_m = 16$, and *X*₅' represents the results of $F_3()$ with fixed $q_m = 16$. As discussed above, *X*₃' and *X*₅' can be obtained by the look-up table 618. The multiply and shift operations of equations (8) and (9) can be implemented with weighting modules 624. By the above two improvements, the size of intra and inter matrix has been shown to be around 79K bytes. Furthermore, the intra quantization table 620 and the inter quantization table 622 do not need to be recalculated when the quantization matrices 700 and 702 are changed.

Referring again to Fig. 6, the re-quantizer 600 includes a switch 626 that is controlled by input level value 602. In the implementation shown in Fig. 6, when input level 602 is more than 40, the re-quantization is performed without use of the look-up table 618; otherwise the look-up table 618 is used. As discussed above, the input level at which the switch 626 toggles to and from the look-up table 618 path can be adjustable.

Fig. 8 is a block diagram of a target bit rate controller which may be used to dynamically control a quantization parameter corresponding to the target bit rate of transcoded video data. In order to support more accurate transcoding rate and modify the transcoding rate on the fly, a new rate control scheme is proposed in Fig. 8, where rate information and quantization parameters in input MPEG-2 bit stream are fully utilized. When a MPEG-2 video element stream (VES) is input into the transcoder, the initial average bit rate R is already known. Obviously, the target transcoding bit rate R' is also known.

A calculation module 802 calculates the target number of bits B' and the quantization parameter Q' of each transcoded frame. In the implementation shown in Fig. 8, it is assumed that the bits of each frame in the input MPEG-2

1 VES are allocated at the constraint of a long virtual buffer just as in the traditional
2 rate control techniques. It is also assumed that there is no buffer over-flow or
3 buffer under-flow. Therefore, the target number of bits B' can be calculated by a
4 linear model as follows:

5
$$B' = \alpha B. \quad (10)$$

6 where $\alpha = R' / R$

7 B represents the number of bits of the current frame in the input stream. The
8 multiplier, α , is the ratio of the target transcoding bit rate R' and the input
9 average bit rate R . The quantization parameter Q' can be calculated by the
10 following equation (11):

11
$$Q' = f(B', B, Q). \quad (11)$$

12 Here Q is the average quantization parameter of the current frame in the
13 input MPEG-2 VES. The relationship between coded bits and quantization
14 parameter may have many different representations. When they are described as a
15 reciprocal relationship, the formula (11) can be written as

16
17
$$Q' = \frac{RQ}{R'} \quad (12)$$

18
19 If the quantization parameter is allowed to change in each macroblock, Q'
20 is used as a preliminary, or temporary, quantization parameter. The actual target
21 quantization parameter may be further refined by a control module 804. The
22 control module 804 allocates the target bits B' to each macroblock with a frame
23 virtual buffer. The size of buffer is equal to the target bits B' . A difference
24 module 706 determines the difference between the actual bits B'' and the target

1 bits B' . The difference is fed back into the calculating module 802 in the next
2 frame.

3 Another implementation of the calculating module 802 uses another
4 approach. When the number of target bits B' in a certain frame is calculated, it is
5 useful to consider the differences between the number of target bits B' and the
6 actual number of bits B'' in previous frames. During operation, B' is calculated
7 using equation (10) only on the first frame of each group of pictures (GOP) or the
8 beginning of a sequence. For subsequent frames, the calculating module 802
9 applies a different algorithm.

10 Assume there are N frames to be transcoded. The following formula is used
11 to calculate the ratio

$$12 \quad \alpha = \left(R' \times N - \sum_{i=1}^{k-1} B''(i) \right) \Bigg/ \left(R \times N - \sum_{i=1}^{k-1} B(i) \right). \quad (13)$$

14 Here $B''(i)$ and $B(i)$ are the number of bits for frame i in the transcoded
15 bit stream and the input bit stream (i.e., input video data), respectively. The target
16 number of bits $B'(k)$ for frame k can be represented as follows:

$$17 \quad B'(k) = \alpha \times B(k) \quad (14)$$

18 Moreover, for different frame type, we can use a weight factor to modify
19 the target bit number to get better frame quality, and then we can re-write the
20 above equation as

$$21 \quad B'(k) = w \times \alpha \times B(k) \quad (15)$$

22 The value w is the weighting factor for I, P, or B frame, respectively.

23 The control module 804 implements a macroblock level control scheme.
24 The macroblock level control scheme ensures that the target number of bits B' for
25 each picture is met, and optimizes the quantization parameter for each macroblock

1 based on R-D relationship which would produce a minimum average distortion
 2 with rate constraint.

3 For jth macroblock, the distortion d_j and the bit number $r_j(q_j)$ can be
 4 represents as follows.

$$5 \quad d_j(q_j) = \frac{q_j^2}{12} \quad (16)$$

$$7 \quad r_j(q_j) = \frac{x_j}{q_j} = \frac{r_j^o \times q_j^o}{q_j} \quad (17)$$

9 Here, r_j^o and q_j^o are bit number and quantization parameter for the same
 10 macroblock in the input bit stream, and x_j is the complexity of this macroblock.
 11 The complexity, x_j , can be estimated by multiplying r_j^o and q_j^o . The
 12 quantization parameters in the transcoded bit stream can be calculated with the
 13 following optimization

$$15 \quad \min \sum_{j=1}^N d_j(q_j), \quad (18)$$

$$17 \quad \text{subject to } \sum_{j=1}^N r_j(q_j) = B' \quad (19)$$

19 Here, B' is the target number of bits for this frame.

20 A Lagrangian method can be used to solve the above optimization problem.

$$22 \quad J(\lambda) = \sum_{j=1}^N d_j(q_j) + \lambda \left(\sum_{j=1}^N r_j(q_j) - B' \right) = \sum_{j=1}^N \frac{q_j^2}{12} + \lambda \left(\sum_{j=1}^N \frac{x_j}{q_j} - B' \right). \quad (20)$$

24 By solving the above extremum, the quantization parameter for each
 25 macroblock can be represented as

$$q_j = \frac{\sqrt[3]{x_j} \times \sum_{n=1}^N \sqrt[3]{x_n^2}}{B'}, \quad n = 1, 2, \dots, N. \quad (21)$$

The macroblock level rate control scheme implemented by the control module 804 is described as follows.

For macroblock j , the left target bit number is $\Delta B = B' - \sum_{n=1}^{j-1} r_n(q_n)$, where the sum item is the coded bits of previous $j-1$ macroblocks.

If $\Delta B \leq 0$, $q_j = Q_{avg}/j$, i.e., we do not calculate the quantization parameter again. Instead, the average value of previous $j-1$ macroblocks is used; otherwise

$$q_j = \frac{\sqrt[3]{x_j} \times \sum_{n=j}^N \sqrt[3]{x_n^2}}{\Delta B}.$$

The difference of quantization parameters calculated in frame level and macroblock level is equal to $\Delta q_j = q_j - Q'$. If $\Delta q_j < -2$, then $\Delta q_j = -2$, else if $\Delta q_j > 2$, then $\Delta q_j = 2$. The final quantization parameter for macroblock j is $Q' + \Delta q_j$.

Exemplary operation for encoding video data at a target bit rate

Fig. 9 illustrates a transrating operation flow or algorithm 900 including exemplary operations for transcoding input video data encoded at an initial bit rate into output video data encoded at a target bit rate. The transrating operation flow 900 does not change the underlying format of the video data. For purposes of illustration, but not limitation, it is assumed that the video data is encoded according to the MPEG-2 format.

1 A receiving operation 902 receives the initial video data encoded at an
2 initial quantization level corresponding to an initial bit rate. Typically, the
3 receiving operation 902 reads the initial video data from one or more files stored in
4 memory from which the video data can be made available to clients, applications,
5 or other users. As discussed above, the initial bit rate and initial quantization
6 level of the initial video data is easily determined.

7 A dequantizing operation 904 dequantizes the initial video data using a
8 quantization parameter corresponding to the initial bit rate. The output of the
9 dequantizing operation 904 includes one or more discrete cosine transform (DCT)
10 coefficients. The DCT coefficients are compression coefficients that represent
11 the initial video data in the frequency domain.

12 A determining operation 906 determines transcoding error, or drift error,
13 corresponding to the difference between initial video data and the transrated video
14 data in the frequency domain. Due to the linearity of the DCT, DCT coefficients
15 of the transrated video data can simply be subtracted from the DCT coefficients of
16 the initial video data.

17 An accumulating operation 908 accumulates the determined transcoding
18 error. The accumulating operation 908 adds the determined transcoding error
19 from one frame with transcoding error(s) from previously transrated video frame in
20 order to account for the drift error associated with reducing the bit rate of the video
21 data. In one implementation of the accumulating operation 908, drift error is
22 accumulated in the pixel domain, rather than the frequency domain, and stored in
23 an error buffer.

24 A compensating operation 910 combines the initial video data with the
25 accumulated drift error to compensate the video data with the drift error. The

1 compensating operation converts the accumulated drift error from the pixel domain
2 to the frequency domain and then sums the accumulated drift error (in the
3 frequency domain) with the dequantized DCT coefficients from the dequantizing
4 operation 904. The output of the compensating operation 910 includes error-
5 compensated compression coefficients.

6 A re-quantizing operation 912 re-quantizes the error-compensated
7 compression coefficients using a target quantization parameter corresponding to
8 the target bit rate. The target quantization parameter can be dynamically controlled
9 on a frame-by-frame, or a macroblock-by-macroblock basis. The output data
10 from the re-quantizing operation 912 are transrated compression coefficients that
11 can be used to determine the drift error in the determining operation 906.

12 Fig. 10 illustrates an adapting operation flow or algorithm 1000 including
13 exemplary operations for scaling the complexity of a transcoder in response to
14 system conditions and/or video frames. The algorithm 1000 can be implemented
15 by the servers and transcoders discussed herein, as well as any general purpose
16 computer. As with the description of Fig. 9, for illustration purposes, it is
17 assumed that the video data that is transcoded is in the MPEG-2 format.

18 A receiving operation 1002 receives MPEG-2 video data encoded at an
19 initial bit rate. A determining operation 1004 determines whether the video data
20 is B-frame video data. The determining operation 1004 may be implemented
21 with a variable length encoder (VLD), such as the VLD described above, which
22 can extract frame-type information from video header data. If the determining
23 operation 1004 determines that the video data is B-frame video, the adapting
24 operation 1000 branches ‘NO’ to another determining operation 1006. The
25 determining operation 1006 determines whether the central processing unit (CPU)

1 is being utilized to its maximum capacity and hence cannot transcode the video
2 data in real-time. One implementation of the determining operation 1006
3 determines whether the CPU has enough clock cycles available to transcode the
4 video data in real-time.

5 If the determining operation 1006 determines that the CPU utilization is
6 maximized, the adapting operation 1000 branches ‘YES’ to a replacing operation.
7 The replacing operation 1008 replaces the B-frame data with only header data that
8 indicates to the decoder that the B-frame has been skipped. The replacing
9 operation 1008 then only transmits the header data and not the B-frame video data.
10 After the replacing operation, the adapting operation returns to the receiving
11 operation without transcoding the B-frame data.

12 Referring to the determining operation 1004, if it is determined that the
13 video data is not B-frame data, the adapting operation branches ‘NO’ to an
14 accumulating operation 1010. The accumulating operation 1010 generates and
15 accumulates errors due to transrating. One implementation of the accumulating
16 operation 1010 subtracts transrated video coefficients from the received video
17 coefficients and adds the difference to accumulated error from previously
18 transrated video data.

19 After the accumulating operation 1010, another determining operation 1012
20 determines whether the video data is I-frame video data. If it is determined that
21 the video data is I-frame video data, the adapting operation branches ‘YES’ to a
22 transcoding operation 1014, without compensating the video data with the
23 accumulated transrating error.

24 Likewise, with regard to the determining operation 1006, if the determining
25 operation 1006 determines that the CPU does have sufficient capacity to transcode

1 in real-time, the adapting operation 1000 branches ‘NO’ to the transcoding
2 operation 1014, which transcodes (e.g., re-quantizes, variable length encodes) the
3 B-frame data without compensating with the accumulated error.

4 Referring again to the determining operation 1012, if it is determined that
5 the video data is not I-frame data, then the video data is P-frame data, and the
6 adapting operation 1000 branches ‘NO’ to another determining operation 1016.
7 The determining operation 1016 determines whether the accumulated error due to
8 transrating is greater than a predetermined threshold. If the accumulated error is
9 not greater than a predetermined threshold, the adapting operation branches ‘NO’
10 to the transcoding operation, which encodes the P-frame data at quantization
11 levels corresponding to the target bit rate.

12 If the determining operation 1016 determines that the accumulated error
13 is greater than the predetermined threshold, the adapting operation branches ‘YES’
14 to a compensating operation 1018. The compensating operation 1018
15 compensates the input video data with the accumulated error in order to limit drift
16 error. After the video data has been compensated, the transcoding operation 1014
17 re-quantizes and variable length encodes the error compensated video data at a
18 quantization level corresponding to the target bit rate. The adapting operation
19 1000 may then return to the receiving operation 1002 to continue the transcoding
20 process, if more video data is to be transcoded.

21 Various modules and techniques may be described herein in the general
22 context of computer-executable instructions, such as program modules, executed
23 by one or more computers or other devices. Generally, program modules include
24 routines, programs, objects, components, data structures, etc. that perform
25 particular tasks or implement particular abstract data types. Typically, the

1 functionality of the program modules may be combined or distributed as desired in
2 various embodiments.

3 An implementation of these modules and techniques may be stored on or
4 transmitted across some form of computer-readable media. Computer-readable
5 media can be any available media that can be accessed by a computer. By way of
6 example, and not limitation, computer-readable media may comprise “computer
7 storage media” and “communications media.”

8 “Computer storage media” includes volatile and non-volatile, removable
9 and non-removable media implemented in any method or technology for storage of
10 information such as computer-readable instructions, data structures, program
11 modules, or other data. Computer storage media includes, but is not limited to,
12 RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM,
13 digital versatile disks (DVD) or other optical storage, magnetic cassettes, magnetic
14 tape, magnetic disk storage or other magnetic storage devices, or any other
15 medium which can be used to store the desired information and which can be
16 accessed by a computer.

17 “Communication media” typically embodies computer-readable
18 instructions, data structures, program modules, or other data in a modulated data
19 signal, such as carrier wave or other transport mechanism. Communication media
20 also includes any information delivery media. The term “modulated data signal”
21 means a signal that has one or more of its characteristics set or changed in such a
22 manner as to encode information in the signal. By way of example, and not
23 limitation, communication media includes wired media such as a wired network or
24 direct-wired connection, and wireless media such as acoustic, RF, infrared, and

1 other wireless media. Combinations of any of the above are also included within
2 the scope of computer-readable media.

3 Although some exemplary methods, devices and exemplary systems have
4 been illustrated in the accompanying Drawings and described in the foregoing
5 Detailed Description, it will be understood that the methods and systems are not
6 limited to the exemplary embodiments disclosed, but are capable of numerous
7 rearrangements, modifications and substitutions without departing from the spirit
8 set forth and defined by the following claims.

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25